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Hot-Carrier-Induced Deep-Level Defects from 
Gated-Diode Measurements on MOSFET's 
P. SPECKBACHER, A. ASENOV, M. BOLLU, F. KOCH, AND W. WEBER 
Abstract-We measure reverse-bias current in the gated-diode configu- 
ration of hot-carrier degraded MOS devices. It is shown that interface 
defects created by the degradation contribute predominantly to the 
generation current. Using device simulation we obtain the spatial 
distribution of the deep-level defects. 
I. INTRODUCTION 
N [l] gated-diode measurements were introduced as a I means of detecting interfacial deep-level defects in MOS 
structures. Experiments record the reverse-bias generation 
current Zgen between the n+ -drain and p-type substrate of the n- 
channel FET as a function of the gate voltage VG. In a recent 
letter [2] Giebel and Goser have employed this technique to 
monitor the changes of Zgen after hot-carrier degradation. They 
conclude that the degradation procedure results in bulk-type 
defects in the substrate below the Si-Si02 interface, and in 
bulk or interface defects in the drain-gate overlap region. 
Commonly the damage is described in terms of interface 
defects positioned in a narrow zone (typically = 0.1 pm) near 
the drain. Sharply peaked distributions of interface states have 
been confirmed in charge-pumping experiments [3] and by 
modeling of the ID- VD characteristic in degraded MOSFET's 
It is the purpose of this letter to point out that gated-diode 
experiments on degraded MOSFET's do show evidence for 
interface defects. In conjunction with two-dimensional device 
simulation the experiments give a detailed measure of the 
spatial distribution of the interface states. 
[41, [51. 
11. PRINCIPLE OF THE MEASUREMENT 
Under reverse-bias nonequilibrium conditions in the deple- 
tion layer surrounding the drain in Fig. 1 ,  Shockley-Read- 
Hall statisics point to midgap levels as the exponentially most 
effective centers for generating carriers. The generation 
component Zgen of the diode current for small positive drain 
bias VD (eVD C bandgap) comes from midgap states that are 
located between the two contours marked p: and pi  in the 
figure. The lines define, respectively, the position where the 
quasi-Fermi levels for electrons pe and holes ph coincide with 
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Fig. 1 .  Depletion zone (dashed line) at a reverse-biased drain-substrate 
junction in the case of accumulation at the interface. Centers at midgap 
between the contours a:, and where midgap coincides with the quasi- 
Fermi levels for electrons and holes, respectively, are effective for 
generating camers. 
the intrinsic level Ei. Assuming a broad, uniform energy 
distribution of the defect states near Ei, the active interface 
centers are physically located in the narrow band between p$ 
and p6 (pointer in Fig. 1). When VG is swept from inversion 
threshold through depletion into increasingly strong accumula- 
tion, the effective zone moves like a pointer of decreasing 
width along the interface toward the drain. The current Zgen 
rises and falls with the number of midgap interface states 
included in the width of the pointer. Thus Zgen versus V, 
samples the spatial distribution of the hot-carrier-produced 
interface defects. It is clear that a simulation of the potential 
distribution is necessary to extract the desired position 
information. Good resolution requires small VD. 
Bulk-type midgap states in the silicon substrate can also be a 
source of Zgen. For VG above inversion threshold they are the 
only active centers, because contours p$ and pi do not 
intersect the interface. The volume contribution to Zgen above 
threshold is expected to be constant. For accumulation 
conditions the bulk contribution depends critically on the 
location of the defects. If they lie at a depth comparable to the 
depletion depth below the interface their contribution will be 
constant with VG. 
Because defects generated by hot-carrier degradation are 
expected to lie at the interface and close to the drain, an 
enhancement of Igen in the accumulation regime should be 
observed. 
ID. EXPERIMENTS AND DEVICE SIMULATION 
We make use of a test structure device with effective 
channel length L = 1.7 pm (gate length = 2.25 pm) and 
width W = 10 pm. The oxide thickness is 40 nm. The drain has 
a conventional arsenic implantation profile. The reverse-bias 
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Fig. 2. Reverse-bias (V, = +0.1 V) drain-substrate current as a function 
of gate voltage for a MOSFET before and after stress. The stress was done 
at VDs = 8 V and V ,  = 3 V for 30 min. The insert shows the smoothed 
(last digit = 1. lo-” A) difference of the two curves (thick solid line) and 
results of the simulation for three different distributions of the interface 
generation velocity S. The shape is as in Fig. 3 and the position of the 
maximum is given by x,, which represents the distance to the metallurgical 
drain-substrate junction. 
diode current in Fig. 2 is obtained at VD = 0.1 V at 300 K 
(floating source). It is primarily a defect-generated current so 
that we choose to refer to it as Igen. Tunneling contributions 
[6], [7] occur at higher VG. We note the log scale and that 
currents in the femtoampere range are recorded. The insert 
gives the differential current A I , ,  after stressing for 30 min at 
VDS = 8 V, and VG = 3 V. AIge,, is smoothed over the “last 
digit’ ’ fluctuations in the experimental curve Ige,,. 
We note that the increase of Igen is substantially larger for 
negative VG than for positive VG. This has been found for 
many samples, including some with 1-pm lightly doped drain 
(LDD) technology. There is also a distinctly peaked structure 
for Igen on the accumulation side. Both facts point to a 
significant interface contribution. There is a finite AIgen above 
threshold (+ 0.5 V). The effect is small and, in Fig. 2, at the 
limit of detectability. Nevertheless, it is seen consistently in 
this and other samples. It is seen clearly when VD is increased. 
Thus our data confirm the observations in [2]: hot-carrier 
stress can generate defects in the silicon substrate below the 
interface. The actual density of these defects can be estimated 
only roughly because their spatial distibution is not known. 
Assuming midgap generation centers in a volume of 1 
cm3 (0.1 pm. 1 pm. 10 pm) close to the drain, and a capture 
cross section of 3 - cm2, the current increase of 1 1 0 - l ~  
A in Fig. 2 for VG > 0.5 V results in a defect density of 
1 * lOI3/cm3. The essential point, however, is that interface 
damage dominates in our degraded samples. The device 
simulation proceeds accordingly, assuming that the Igen varia- 
tion below threshold is caused by interface defects only. 
Simulating the potential distribution in the gated-diode 
configuration of the MOS device we obtain the potential 
contours in the upper half of Fig. 3. The generation zone ( VD 
= 0.1 V) is seen to move about in position and shape with VG. 
The area of contact with the interface changes as VG rises from 
- 2.5 to - 1 .O and 0 V. Finally (above 0.5 V) it breaks away 
completely from the interface. 
Fig. 3. Simulated contours of (pi and ( p i  (V, = 0.1 V) and the distribution 
of the interface generation velocity S for which best fit with the 
experimental Igen (Fig. 2, x, = 4 nm) has been achieved. The reverse-bias 
current Igen is directly proportional to the hatched area under the S 
distribution. 
The influence of the interface defects is represented in terms 
of an interface generation velocity S [8], which is proportional 
to an areal defect density times a generation rate. Igen is then 
calculated (according to Shockley-Read-Hall statistics) and 
compared with the experimental traces. Satisfactory agree- 
ment of simulation and experiment is obtained for the spatial 
distribution of S given in the lower half of Fig. 3. The 
maximum of this distribution is located inside the drain, 4 nm 
away from the metallurgical drain-substrate junction (xp = 
+ 4 nm). The incremental AIgen in the insert of Fig. 2 can be 
perfectly well described by this peaked, skewed distribution of 
S .  The constant background stems from fitting the original 
device. The insert of Fig. 2 also shows the effect of rigidly 
displacing the distribution by f 10 nm in the calculation. Fig. 
3 illustrates how the effective zone scans the distribution of 
interface states. It is obvious that device simulation is essential 
to locate the position, width, and shape of the effective zone 
and thus to relate the measured Igen to the S distribution. 
The magnitude of S obtained in Fig. 3 is reasonable. With 
the usual values of cross section and statistical emission 
probability for the defects, a value of S = 1 cm2/s 
corresponds to a density of 1O’O deep levels/cm2. The 
distribution in position of the defects closely relates to the 
field-spike profile during the degradation [9]. The electric 
field also reaches inside the metallurgical drain and decreases 
more abruptly on the drain side. 
IV. CONCLUSIONS 
Using small VD and Zgen in the femtoampere range, our 
gated-diode measurements on n-channel conventional (and 
preliminary on 1-pm LDD) MOSFET’s show that predomi- 
nantly interface defects have been created by hot-carrier 
degradation. Two-dimensional simulation appears very sensi- 
tive to the position (within 10 nm) and shape of the spatial 
distribution of the generation centers. For our stress condition 
(VDS = 8 V, VG = 3 V), the defect distribution is within 100 
nm around the drain-substrate junction and drops more steeply 
on the drain side. To a lesser extent bulk defects, more than 
the depletion depth away from the interface, have also been 
found. This observation suggests that, although the interface 
appears to be more susceptible to degradation, defects that 
have been related to the interface may partly be located in the 
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